Physics Electronics PMDC Conceptual Practice
PMDC Verified Question 184 of 494
When a PN junction diode is reverse biased, how does the transition (junction) capacitance \( C_T \) change as the reverse voltage \( V_R \) is increased?
A
It decreases because the depletion layer width expands
B
It increases linearly with applied voltage
C
It approaches infinity asymptotically
D
It remains strictly constant
Tap any option to test your recall and reveal the step-by-step Propolis autopsy.

Propolis Cognitive Error Autopsy

Official Correct Choice:
Option A: It decreases because the depletion layer width expands
Concept:

Under reverse bias, the depletion layer acts as an insulating dielectric of width \( W \) between the conductive P and N regions, forming a parallel-plate capacitor whose capacitance decreases as the depletion layer widens.

Formula:

$$C_T = \frac{\epsilon_s A}{W} \propto \frac{1}{\sqrt{V_0 + V_R}}$$

Solution:

  • Increasing the reverse voltage \( V_R \) widens the depletion layer (\( W \propto \sqrt{V_0 + V_R} \)).


  • Because capacitance is inversely proportional to plate separation (\( C = \epsilon A / W \)), \( C_T \) decreases as \( V_R \) increases.


  • This voltage-dependent capacitance is the operating principle of varactor (varicap) diodes.


Why other options are incorrect:

  • Option B: Transition capacitance decreases with reverse voltage; it does not increase.
  • Option C: \( C_T \) decreases toward a small minimum value rather than approaching infinity.
  • Option D: Capacitance depends on depletion layer width, which changes with reverse voltage.

Quality & Fidelity Assurance: Every question on BeambePrep is rigorously curated against the official PMDC syllabus with zero filler, zero out-of-syllabus content, and zero typos. When an authentic past paper originally contained a historical mistake or ambiguity from the examining board (such as UHS or NUMS), BeambePrep faithfully reflects the original paper while detailing the nuance and scientific consensus in the autopsy above.

Want to solve full-length papers under timed exam conditions?

Practice with zero-scroll lockdown sprints, dynamic latency zone timers, live peer selection telemetry, and the automated Amber mistake recovery loop.